CINECA IRIS Institutional Research Information System
IRIS è la soluzione IT che facilita la raccolta e la gestione dei dati relativi alle attività e ai prodotti della ricerca. Fornisce a ricercatori, amministratori e valutatori gli strumenti per monitorare i risultati della ricerca, aumentarne la visibilità e allocare in modo efficace le risorse disponibili.
EnglishIn this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a single-chip configurable basic module. To obtain a robust behaviour with respect to noise and errors introduced in the computation by analog circuits, we use non-linear synapses and linear neurons as neural primitives.
A reconfigurable analog VLSI neural network architecture with non linear synapses / BO G.M.; CAVIGLIA D.D.; VALLE M.; STRATTA R.; TRUCCO E.. - In: INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS. - ISSN 0098-9886. - STAMPA. - 26(1998), pp. 307-315.
Scheda prodotto non validato
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo
| Titolo: | A reconfigurable analog VLSI neural network architecture with non linear synapses |
| Autori: | |
| Data di pubblicazione: | 1998 |
| Rivista: | |
| Citazione: | A reconfigurable analog VLSI neural network architecture with non linear synapses / BO G.M.; CAVIGLIA D.D.; VALLE M.; STRATTA R.; TRUCCO E.. - In: INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS. - ISSN 0098-9886. - STAMPA. - 26(1998), pp. 307-315. |
| Abstract: | In this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a single-chip configurable basic module. To obtain a robust behaviour with respect to noise and errors introduced in the computation by analog circuits, we use non-linear synapses and linear neurons as neural primitives. |
| Handle: | http://hdl.handle.net/11567/246702 |
| Appare nelle tipologie: | 01.01 - Articolo su rivista |
File in questo prodotto:
http://hdl.handle.net/11567/246702
Copyright © 2020