Design and characterization of a standard cell set for delay insensitive VLSI design