Delay Insensitive Micro-Pipelined Combinational Logic