Specification and Management of Timing Constraints in Behavioral VHDL