System-Level Modeling of an ATM Node in VHDL