Optimization Strategies for the Symbolic Compaction of Digital CMOS Cells