A Parallel Approach to Symbolic Layout Compaction of Digital CMOS Cells