A new data-flow graph representation is presented, which can be used in system level synthesis for the specification and management of a generic basic block node behavior. It is possible to flexibly specify and manage any composite data structure through the definition of a powerful representation scheme for arrays and records.

A Data-Flow Graph Representation for HDL Specification

CURATELLI, FRANCESCO;CHIRICO M.
1998-01-01

Abstract

A new data-flow graph representation is presented, which can be used in system level synthesis for the specification and management of a generic basic block node behavior. It is possible to flexibly specify and manage any composite data structure through the definition of a powerful representation scheme for arrays and records.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11567/184570
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact