AIELLO, ORAZIO

AIELLO, ORAZIO  

100026 - Dipartimento di Ingegneria navale, elettrica, elettronica e delle telecomunicazioni  

Mostra records
Risultati 1 - 20 di 45 (tempo di esecuzione: 0.021 secondi).
Titolo Data di pubblicazione Autore(i) File
A 1.9 nw, sub-1 v, 542 pa/v linear bulk-driven ota with 154 db cmrr for bio-sensing applications 1-gen-2021 Silva, R. S.; Rodovalho, L. H.; Aiello, O.; Rodrigues, C. R.
A 300mV-Supply, Sub-nW-Power Digital-Based Operational Transconductance Amplifier 1-gen-2021 Toledo, P.; Crovetti, P.; Klimach, H.; Bampi, S.; Aiello, O.; Alioto, M.
A inverter-based OTA using improved composite transistors and bulk-driven common-mode rejection 1-gen-2021 Rodovalho, L. H.; Rodrigues, C. R.; Aiello, O.
A new current sensor based on MagFET highly immune to EMI 1-gen-2009 Aiello, O.; Fiori, F.
A new current sensor based on the Miller effect highly immune to EMI 1-gen-2012 Aiello, O.; Fiori, F.
A new MagFET-based integrated current sensor highly immune to EMI 1-gen-2013 Aiello, O.; Fiori, F.
A new mirroring circuit for power MOS current sensing highly immune to EMI 1-gen-2013 Aiello, O.; Fiori, F.
A pW-Power Hz-Range Oscillator Operating With a 0.3-1.8-V Unregulated Supply 1-gen-2019 Aiello, O.; Crovetti, P.; Lin, L.; Alioto, M.
A Sub-Leakage PW-Power Hz-Range Relaxation Oscillator Operating with 0.3V-1.8V Unregulated Supply 1-gen-2018 Aiello, O.; Crovetti, P.; Alioto, M.
A Two-Stage Single-Ended OTA with Improved Composite Transistors 1-gen-2021 Rodovalho, L. H.; Rodrigues, C. R.; Aiello, O.
Breaking the boundaries between analogue and digital 1-gen-2019 Crovetti, P. S.; Musolino, F.; Aiello, O.; Toledo, P.; Rubino, R.
Capacitance-Based Voltage Regulation- and Reference-Free Temperature-to-Digital Converter down to 0.3 V and 2.5 nW for Direct Harvesting 1-gen-2022 Aiello, O; Alioto, M
Capacitance-to-Digital Converter for Harvested Systems Down to 0.3 V With No Trimming, Reference, and Voltage Regulation 1-gen-2023 Aiello, Orazio; Stefano Crovetti, Paolo; Alioto, Massimo
CMOS inverter linearization technique with active source degeneration 1-gen-2021 Rodovalho, L. H.; Rodrigues, C. R.; Aiello, O.
Current sensing circuit for DC-DC converters based on the miller effect 1-gen-2013 Aiello, O.; Fiori, F.
DDPM-net: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm 1-gen-2022 Gupta, A.; Rajanna, V. K.; Salam, T.; Jain, S.; Aiello, O.; Crovetti, P.; Alioto, M.
Design of a neural recording amplifier robust to EMI 1-gen-2015 Aiello, O.; Redoute, J. -M.
Design of a temperature-compensated CMOS relaxation oscillator 1-gen-2013 Aiello, O.
Design of an ultra-low voltage bias current generator highly immune to electromagnetic interference 1-gen-2021 Aiello, O.
Design of digital OTAs with operation down to 0.3 V and NW power for direct harvesting 1-gen-2021 Toledo, P.; Crovetti, P.; Aiello, O.; Alioto, M.