This paper presents the bias circuit design for realizing the high value resistance at the floating gate of Piezoelectric Oxide Semiconductor Field Effect Transistor (POSFET). The application of POSFET has been reported in papers for tactile sensing. High value resistance has been achieved through well to drain connected PMOS device working in weak inversion. The mathematical formulations of the devices were based on the concept of EKV equations. Mathematical derivation and analysis was made to calculate the value of resistance, and then bias voltage and bias current for the proposed circuit. Simulation results show that the proposed circuit arrangement is able to realize the high value resistance. © 2011 IEEE.

Bias circuit design for POSFET based tactile sensing devices

SINHA, ARUN KUMAR;VALLE, MAURIZIO
2011-01-01

Abstract

This paper presents the bias circuit design for realizing the high value resistance at the floating gate of Piezoelectric Oxide Semiconductor Field Effect Transistor (POSFET). The application of POSFET has been reported in papers for tactile sensing. High value resistance has been achieved through well to drain connected PMOS device working in weak inversion. The mathematical formulations of the devices were based on the concept of EKV equations. Mathematical derivation and analysis was made to calculate the value of resistance, and then bias voltage and bias current for the proposed circuit. Simulation results show that the proposed circuit arrangement is able to realize the high value resistance. © 2011 IEEE.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11567/522354
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? ND
social impact