In this paper we present the analog on-chip learning architecture of a gradient descent learning algorithm: the weight perturbation learning algorithm. From the circuit implementation point of view our approach is based on current mode and translinear operated circuits. The proposed architecture is very efficient in terms of speed, size, precision and power consumption; moreover it exhibits also high scalability and modularity
A VLSI architecture for weight perturbation on chip learning implementation
VALLE, MAURIZIO;CAVIGLIA, DANIELE
2000-01-01
Abstract
In this paper we present the analog on-chip learning architecture of a gradient descent learning algorithm: the weight perturbation learning algorithm. From the circuit implementation point of view our approach is based on current mode and translinear operated circuits. The proposed architecture is very efficient in terms of speed, size, precision and power consumption; moreover it exhibits also high scalability and modularityFile in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.