Instruction level analytic prediciton of parallel CPU architecture performance