Approximate computing circuits are considered as a promising solution to reduce the power consumption in embedded data processing. This paper proposes an FPGA implementation for an approximate multiplier based on inexact adder circuits. The performance of the proposed multiplier is evaluated by comparing the power consumption, the accuracy of computation, and the time delay with those of an approximate multiplier based on exact adder presented in literature. Results reports a power saving up to 17.39% with an improvement in time delay by 13.49%, at cost of less than 5% of accuracy loss. © 2017 IEEE.

Approximate multipliers based on inexact adders for energy efficient data processing

Osta M.;Ibrahim A.;Valle M.
2017-01-01

Abstract

Approximate computing circuits are considered as a promising solution to reduce the power consumption in embedded data processing. This paper proposes an FPGA implementation for an approximate multiplier based on inexact adder circuits. The performance of the proposed multiplier is evaluated by comparing the power consumption, the accuracy of computation, and the time delay with those of an approximate multiplier based on exact adder presented in literature. Results reports a power saving up to 17.39% with an improvement in time delay by 13.49%, at cost of less than 5% of accuracy loss. © 2017 IEEE.
2017
9781509064472
File in questo prodotto:
File Dimensione Formato  
IEEE NGCAS 2017 Osta.pdf

accesso chiuso

Descrizione: Articolo pubblicato
Tipologia: Documento in versione editoriale
Dimensione 373.92 kB
Formato Adobe PDF
373.92 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11567/932351
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 22
  • ???jsp.display-item.citation.isi??? 15
social impact