Modelling mismatch effects in CMOS translinear loops and current mode multipliers