Performance analisys of VLSI parallel architecture for Prolog