With the growth of pervasive electronics, the availability of compact digital circuitry for the support of data processing is becoming a key requirement. This paper tackles the design of a digital architecture supporting the n-mode tensormatrix product in fixed point representation. The design aims to minimize the resources occupancy, targeting low cost and low power devices. Tests on a Kintex-7 FPGA confirm that the architecture leads to an efficient digital implementation, which can afford real-Time performances on benchmark applications with power consumption lower than 100mW.

Efficient Digital Implementation of n-mode Tensor-Matrix Multiplication

Gianoglio C.;Ragusa E.;Zunino R.;Gastaldo P.
2021-01-01

Abstract

With the growth of pervasive electronics, the availability of compact digital circuitry for the support of data processing is becoming a key requirement. This paper tackles the design of a digital architecture supporting the n-mode tensormatrix product in fixed point representation. The design aims to minimize the resources occupancy, targeting low cost and low power devices. Tests on a Kintex-7 FPGA confirm that the architecture leads to an efficient digital implementation, which can afford real-Time performances on benchmark applications with power consumption lower than 100mW.
2021
978-1-6654-1913-0
File in questo prodotto:
File Dimensione Formato  
Efficient_Digital_Implementation_of_n-mode_Tensor-Matrix_Multiplication.pdf

accesso chiuso

Descrizione: Contributo in atti di convegno
Tipologia: Documento in versione editoriale
Dimensione 157.24 kB
Formato Adobe PDF
157.24 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11567/1055536
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 0
social impact