BIGGIO, MATTEO
BIGGIO, MATTEO
100026 - Dipartimento di Ingegneria navale, elettrica, elettronica e delle telecomunicazioni
Mostra
records
Risultati 1 - 4 di 4 (tempo di esecuzione: 0.013 secondi).
A Low-Complexity Circuit Model of Hysteresis
2015-01-01 Biggio, Matteo; Stellino, Flavio; Parodi, Mauro; Storace, Marco
Effects of numerical noise floor on the accuracy of time domain noise analysis in circuit simulators
2013-01-01 Biggio, Matteo; F., Bizzarri; A., Brambilla; Storace, Marco
Non-instantaneous synaptic transmission in spiking neuron networks and equivalence with delay distribution
2013-01-01 Biggio, Matteo; M., Mattia; Storace, Marco
Reliable and efficient phase noise simulation of mixed-mode integer-N Phase-Locked Loops
2013-01-01 Biggio, Matteo; F., Bizzarri; A., Brambilla; Carlini, Giorgio; Storace, Marco
| Titolo | Data di pubblicazione | Autore(i) | File |
|---|---|---|---|
| A Low-Complexity Circuit Model of Hysteresis | 1-gen-2015 | Biggio, Matteo; Stellino, Flavio; Parodi, Mauro; Storace, Marco | |
| Effects of numerical noise floor on the accuracy of time domain noise analysis in circuit simulators | 1-gen-2013 | Biggio, Matteo; F., Bizzarri; A., Brambilla; Storace, Marco | |
| Non-instantaneous synaptic transmission in spiking neuron networks and equivalence with delay distribution | 1-gen-2013 | Biggio, Matteo; M., Mattia; Storace, Marco | |
| Reliable and efficient phase noise simulation of mixed-mode integer-N Phase-Locked Loops | 1-gen-2013 | Biggio, Matteo; F., Bizzarri; A., Brambilla; Carlini, Giorgio; Storace, Marco |