Parallel Symbolic Compaction of Digital CMOS Cells on a 2-D Mesh of Transputers