Design of Operational Transconductance Amplifiers for Voltage to Current Conversion in Gas Sensing Applications

Zeinab Hijazi\textsuperscript{1, 2}, Daniele Caviglia\textsuperscript{1}, Hussein Chible\textsuperscript{2}, and Maurizio Valle\textsuperscript{1}

\textsuperscript{1}University of Genova, DITEN, COSMIC Lab, Italy
\textsuperscript{2}Lebanese University, EDST, MECRL, Lebanon
zeinab.hijazi@edu.unige.it

Abstract— This paper presents a study of Operational Transconductance Amplifiers (OTAs) for voltage to current conversion circuits. The paper includes a comparative analysis of three OTA architectures implemented in 0.35µm CMOS AMS Technology under ±1.65V power supply voltage. The impact of the OTA topology has been investigated by simulation. The designed OTAs managed to deliver large current values of 10mA and 1mA to the load with a worst-case error of 0.02% under worst-case power supply and temperature conditions and a worst percentage error of 0.12% under process variation for both Miller Compensated and Capacitor Multiplier Compensated OTA.

Keywords— voltage to current conversion; two stage compensated Miller OTA; two stage compensated Capacitor Multiplier OTA; Rail-to-Rail Folded Cascode OTA; resistive gas sensors

I. INTRODUCTION

Voltage-to-current converters (V–I) also named as current regulators or current sources are considered basic building blocks in several applications like continuous-time filters, data converters and interface circuits. Usually high linearity of the V–to-I conversion over a large input range is required for these applications [1].

The current regulator utilizes an operational amplifier (op amp) or an Operational Transconductance Amplifier (OTA) and a transistor to provide a voltage to the resistor R. A reference voltage, which can be provided by a band gap reference, is applied to the non-inverting input of the op amp. If the op amp operation is close to ideal, then the voltage at the inverting input will be equal to the reference voltage.

The current regulator shown in Fig.1 locks the output voltage to the reference input voltage \(V_{\text{ref}}\) by an amplifier and a resistor. The voltage across the resistor \(R_{\text{sens}}\) will be fixed to the voltage difference across \(R_{\text{sens}}\) that is equal to \(V_{\text{ref}}-V_{\text{ss}}\) in case of Fig.1.a [1], [2]. On the other hand, the voltage across the resistor can be bounded between two voltage references \(V_1\) and \(V_2\) like in the case of Fig.1.b [3], [4]. The resulted voltage across the \(R_{\text{sens}}\) in this case is \(V_1-V_2\). Therefore, the voltage across \(R_{\text{sens}}\) is fixed and the variation of the resistance is converted into a variation of current.

Resistive gas sensors are also known as chemo-resistive sensors. In the presence of targeted analyte, such sensors have the role to convert the chemical changes about the concentration of the gas in the atmosphere into an electrical signal in the form of a variation of resistance. The sensors resistance \(R_{\text{sens}}\) varies across several decades [5]. An accurate voltage to current conversion is required to fix the voltage across the sensor, so that, the variation of the resistance is changed into a current signal guaranteeing an accurate sensing operation.

The paper presents the design of three different Operational Transconductance Amplifiers (OTAs) topologies used in the feedback amplifier of the voltage reference. The performance analysis of these OTAs under typical and worst case temperature and power supply i.e. 80°C and ±1.5V is demonstrated. For the configuration presented in Fig.1.a the percentage error of the voltage required to be fixed across the variable resistance \(R_{\text{sens}}\) is measured as well.

The paper is organized as follows. Section II presents the amplifier requirements and state of the art to obtain high accurate voltage to current conversion. In Section III, the design of three different OTA topologies is presented, while their full comparison and the results are drawn in Section IV. Section V concludes the paper.

Fig.1. Voltage to current conversion circuits architectures
II. AMPLIFIER DESIGN REQUIREMENTS AND STATE OF THE ART

The most effective way to convert a voltage signal into a current is to use a feedback OTA whose input is connected to a reference voltage. The reference voltage will be imposed across the resistor and the output current in this case is the same as the one of the resistor. In order to deliver large current to the load the OTA has also to be designed having two stages where the first stage is the OTA and the second one is the source follower stage [6].

For resistive gas sensing applications, the resistance of the sensor ranges across several decades. The OTA requires to be high gain (≈100dB), low bandwidth (tens of Hz), low noise OTA and the output stage is a source follower in order to deliver the high current to the load especially when \( R_{\text{sens}} \) is small i.e. the current is in (mA) according to [2].

In this paper, for the proposed application where \( R_{\text{sens}} \) varies from 100Ω to 1GΩ, we present the design of three different OTA topologies, the two stage Miller Compensated OTA (MCO), the two stage Capacitor Multiplier Compensated OTA (CMCO) and the one stage Rail-to-Rail Folded Cascode OTA (RRFCO). The performance of the three topologies is analyzed under both typical conditions and worst-case power supply voltage (±1.5V) and temperature (80°C) conditions. For the three designed topologies, the current regulator achieved high accuracy in fixing the voltage across the resistance of the sensor. The corner simulations are also considered and presented to ensure a robust design. Simulation results shows that the current regulator with two stage MCO is being less affected by environmental and process variations.

III. AMPLIFIER DESIGN

In this section, we present the design of three different Operational Transconductance Amplifiers (OTAs) used in the current regulator analog circuit to fix the voltage accurately across the resistance of the sensor for gas sensing applications. The design includes two stage Miller Compensated OTA, two stage Capacitor Multiplier Compensated OTA, and Rail-to-Rail Folded Cascode OTA. The three different topologies were designed in 0.35μm CMOS Technology under 3.3V supply voltage. In order to reduce the Flicker noise PMOS differential pair is used in the input stage for the first two designed topologies.

A. Two-Stage Miller Compensated OTA

The topology of two stage Miller compensated OTA is shown in Fig.2. The first stage has the role to convert the voltage into a current whereas the second stage increases the gain of the OTA due to the high output resistance provided by \( r_{06} \) in parallel with \( r_{07} \), where \( r_{0i} \) is the channel resistor of the transistor. The compensation capacitor \( C_{c} \) is placed between the input and the output of the second stage, so that, to split the poles into two sides one pole placed at lower frequencies and the other is moved to high frequencies. The compensation capacitance used for this OTA is 20pF. The simulated performance is summarized in TABLE.I, TABLE.II, and TABLE.III.

B. Two-Stage Capacitor Multiplier Compensated OTA

The topology of two stage Capacitor Multiplier Compensation OTA is shown in Fig.3. The first stage of this OTA, which is named as capacitor multiplier stage, blocks the feed forward capacitive path from the output of the first stage to the output of the amplifier. In this case, the right half zero is removed whereas, the left half zero is introduced. The latter boosts the phase margin and improves the stability of the OTA [7]. The amplifying stage is realized by a transconducance stage as in usual CMOS technologies. The Capacitor Multiplier permits the amplifier to drive very large capacitive load using a small compensation capacitor. The compensation capacitance \( C_{c} \) used in this topology is only 0.9pF and \( R_{c} \) is equal to 60kΩ. The simulated performance is summarized in TABLE.I, TABLE.II, and TABLE.III.
C. One-Stage Rail-to-Rail Folded Cascode OTA

An OTA with Rail-to-Rail input swing achieves high linearity over large input range, and is insensitive to the transistors non-idealities like geometric or parametric mismatches [1]. Rail-to-rail input techniques mainly revolve around the idea of maintaining a constant input transconductance (gm) across the full common-mode range. Fig. 4 shows a Rail to Rail Folded Cascode Topology used in the design of the current regulator. The folded cascode is generally compensated by the load capacitance thus; there is no need for an additional compensation and a second stage. Using the Rail-to-Rail input, the current mirroring output will not cause a reduction in the voltage to current operating range. The simulated performance is summarized in TABLE.I, TABLE.II, and TABLE.III.

IV. RESULTS

In order to check the accuracy of the converted current as well as the performance of the designed OTAs, the OTA circuit topologies presented in section III were designed in 3.3V-0.35µm, N-WELL, four metal AMS CMOS technology where the threshold voltages for NMOS and PMOS transistors are 0.5V and 0.7V respectively. The functionality of these circuits is simulated in PSPICE OrCAD CAD tool. The geometric sizing of the designed OTAs which are the MCO, CMCO and RRFCO is shown in Fig.2, Fig.3, and Fig.4 respectively. TABLE. I and TABLE.II represent the performance analysis of the three designed OTAs considering the DC Gain, bandwidth (BW), Gain Bandwidth (GBW), phase margin (PM), common mode rejection ratio (CMRR), power supply rejection ratio (PSRR), power dissipation, and the input common mode range (ICMR). The performance of the OTAs is also analyzed under typical and worst case to ensure the robustness of the proposed design. For identical power supply and output, the three OTAs were designed to have a high DC gain and low bandwidth (BW) as reported in [2]. The results presented in TABLE.I show that high DC gain and low bandwidth is obtained when Capacitor Multiplier Compensation is used. However, the Miller Compensated OTA is found to be less affected by environmental variables under worst-case temperature and power supply as well as process variations, as shown in TABLE.II and TABLE.III. Note that FF corresponds to fast PMOS fast NMOS, FS for fast PMOS slow NMOS, SF for slow PMOS fast NMOS and SS for slow PMOS slow NMOS. Whereas, the one stage Rail-to-Rail Folded Cascode OTA is

TABLE I. PERFORMANCE ANALYSIS OF THE THREE DESIGNED OTAS UNDER TYPICAL CASE

<table>
<thead>
<tr>
<th></th>
<th>Miller Compensation</th>
<th>Capacitor Multiplier Compensation</th>
<th>Rail to Rail Folded Cascode</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>96.8dB</td>
<td>117.6dB</td>
<td>91.6dB</td>
</tr>
<tr>
<td>BW</td>
<td>12.6Hz</td>
<td>2.71Hz</td>
<td>5.6Hz</td>
</tr>
<tr>
<td>GBW</td>
<td>957kHz</td>
<td>2.35MHz</td>
<td>163.8kHz</td>
</tr>
<tr>
<td>PM</td>
<td>113.6º</td>
<td>120º</td>
<td>54º</td>
</tr>
<tr>
<td>CMRR</td>
<td>102.4dB</td>
<td>115.7dB</td>
<td>120.6dB</td>
</tr>
<tr>
<td>PSRR+</td>
<td>65dB</td>
<td>44.4dB</td>
<td>6.26dB</td>
</tr>
<tr>
<td>PSRR-</td>
<td>99.3dB</td>
<td>104.55dB</td>
<td>5.67dB</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>129.8µW</td>
<td>82.1µW</td>
<td>43.8µW</td>
</tr>
<tr>
<td>ICMR</td>
<td>(-1.6 to 1.4)</td>
<td>(-1.6 to 1.33)</td>
<td>(-1.5 to 1.5)</td>
</tr>
</tbody>
</table>

TABLE II. OTAS UNDER WORST CASE TEMPERATURE AND POWER SUPPLY (80ºC AND 3V)

<table>
<thead>
<tr>
<th></th>
<th>Miller Compensation</th>
<th>Capacitor Multiplier Compensation</th>
<th>Rail to Rail Folded Cascode</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain</td>
<td>95.7dB</td>
<td>101.4dB</td>
<td>61.6dB</td>
</tr>
<tr>
<td>BW</td>
<td>13.2Hz</td>
<td>18.34Hz</td>
<td>113Hz</td>
</tr>
<tr>
<td>GBW</td>
<td>858.6kHz</td>
<td>2.5MHz</td>
<td>124.8kHz</td>
</tr>
<tr>
<td>PM</td>
<td>109º</td>
<td>121º</td>
<td>75.2º</td>
</tr>
<tr>
<td>CMRR</td>
<td>101.1dB</td>
<td>142.2dB</td>
<td>101.9dB</td>
</tr>
<tr>
<td>PSRR+</td>
<td>68dB</td>
<td>28.5dB</td>
<td>54.56dB</td>
</tr>
<tr>
<td>PSRR-</td>
<td>99dB</td>
<td>112.84dB</td>
<td>5.57dB</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>117.9µW</td>
<td>75.735µW</td>
<td>10.76µW</td>
</tr>
</tbody>
</table>

Fig.4. One Stage Rail-to-Rail Folded Cascode OTA
shown to be the topology mostly affected by the environmental and process variations.

To test the accuracy of the voltage across the variable resistance \( R_{\text{sens}} \) of Fig.1.a, the percentage error in the voltage to be fixed across \( R_{\text{sens}} \) is computed. The ideal voltage is taken according to equation (1).

\[
V_{\text{sens}} = V_{\text{ref}} - V_{\text{ss}}
\]  

Where, the reference voltage is considered as -0.65V and \( V_{\text{ss}} = -1.65V \) leading to a value of 1V fixed across \( R_{\text{sens}} \).

Because there is no current going into the inverting input of a high input impedance op amp, then the current flowing through the resistor will also be the drain current of the transistor. So, this current source produces an output current based on the resistor value and the reference voltage, such that:

\[
I_{\text{sens}} = \frac{V_{\text{ref}} - V_{\text{ss}}}{R_{\text{sens}}}
\]  

Fixing 1V across the sensor’s resistance for a range of 100Ω to 1GΩ leads to a variation of current between 10mA to 1nA.

The percentage error of the voltage obtained by simulation \( (V_{\text{simulation}}) \) across \( R_{\text{sens}} \) taken the ideal voltage 1V as a reference is given by equation (3).

\[
\% \text{error} = \frac{V_{\text{sens}} - V_{\text{simulation}}}{V_{\text{sens}}} \times 100
\]

TABLE.IV. %ERROR OF \( V_{\text{sens}} \) FOR THE THREE DESIGNED OTA TOPOLOGIES

<table>
<thead>
<tr>
<th>Rsens (Ω)</th>
<th>100</th>
<th>1k</th>
<th>10k</th>
<th>100k</th>
<th>1M</th>
<th>10M</th>
<th>100M</th>
<th>1G</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCO</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0.01</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>CMCO</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>RRFCO</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>0.02</td>
<td>0</td>
<td>0</td>
<td>0.02</td>
<td>0.02</td>
</tr>
</tbody>
</table>

Table. IV shows the percentage error of \( V_{\text{sens}} \) for the three designed OTAs under worst case conditions. Regardless from using a source follower output stage the three topologies, achieve a worst percentage error of 0.02% corresponding to the Rail-to-Rail Folded Cascode OTA architecture and a best percentage error of zero for the capacitor multiplier OTA.

The current regulator was also tested under environmental corners considering the worst-case temperature and voltage supply, as well as, the process variations. Fig.5 represents the bar graph of the percentage error under the worst-case conditions for the three OTA topologies. The graph also shows that for one stage OTA the worst-case percentage error of the voltage is higher than the two stage OTAs. Fig.6 represents the maximum obtained percentage error along the full resistance range under process variations. The histogram assures that the accuracy of the one stage RRFCO is mostly affected by the process variations. This is because a second stage is required to support the large current (in the order of mA) to the load. Whereas, for
the two stage MCO and CMCO, a maximum percentage error always better than 0.12% is achieved.

V. CONCLUSION

The paper presented the design of three different OTA topologies used as voltage to current conversion circuit for gas sensing applications. High accuracy in converting the voltage signal is achieved when using the two stage OTAs that are the Miller Compensation and the Capacitor Multiplier Compensation OTAs. The performance of the designed OTAs was analyzed and compared. The corner simulations are also considered and presented to ensure the robustness of the design. Even not using a source follower output stage the designed OTAs managed to drive the large current load of 10mA and 1mA with a worst-case error of 0.02% under worst-case power supply and temperature conditions and a worst percentage error of 0.12% under process variation for both two stage MCO and CMCO.

REFERENCES